Article: Getting Started In Parallel Test -- Modification Of Existing Scribe Line TEGs
Source: Keithley Instruments, Inc.
By Randall G. Lee, Keithley Instruments, Inc.
Wafer-level parallel parametric testing involves concurrent execution of multiple tests on multiple scribe line test structures. This has the potential for huge improvements in throughput with existing test hardware.
access the Article!
Log In
Get unlimited access to:
Trend and Thought Leadership Articles
Case Studies & White Papers
Extensive Product Database
Members-Only Premium Content
Welcome Back! Please Log In to Continue.
X
Enter your credentials below to log in. Not yet a member of Semiconductor Online? Subscribe today.
Subscribe to Semiconductor Online
X
Subscribe to Semiconductor Online
This website uses cookies to ensure you get the best experience on our website. Learn more