By Randall G. Lee, Keithley Instruments, Inc.
Wafer-level parallel parametric testing involves concurrent execution of multiple tests on multiple scribe line test structures. This has the potential for huge improvements in throughput with existing test hardware.
Most Popular
more...
Products Suppliers Articles Downloads
Please wait...
Your Name:
Your E-mail:
Your Friend's E-mail(s):
Subject:
Personal message to attach with your E-mail:
Cancel